

**UTILITY PATENT APPLICATION TRANSMITTAL  
(Large Entity)***(Only for new nonprovisional applications under 37 CFR 1.53(b))*Docket No.  
SON-469US

Total Pages in this Submission

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**EDGE CORRECTION APPARATUS FOR DIGITAL VIDEO CAMERA**

and invented by:

**Tetsuya Minakami****If a CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 32 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications *(if applicable)*
  - c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*
  - d. ☐ Reference to Microfiche Appendix *(if applicable)*
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings *(if drawings filed)*
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
SON-469US

Total Pages in this Submission

**Application Elements (Continued)**

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☒ Formal                      Number of Sheets                      12
- b. ☐ Informal                      Number of Sheets                      \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)*                      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under  
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☒ Information Disclosure Statement/PTO-1449                      ☒ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing

☐ First Class    ☐ Express Mail *(Specify Label No.):* HAND DELIVERED

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
SON-469US

Total Pages in this Submission

## Accompanying Application Parts (Continued)

15. ☒ Certified Copy of Priority Document(s) (if foreign priority is claimed)

16. ☐ Additional Enclosures (please identify below):

## Fee Calculation and Transmittal

### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	10	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	1	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$690.00

- ☒ A check in the amount of \$690.00 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 23-1951 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

  
Signature

C. Lamont Whitham  
Reg. No. 22,424

Dated: June 7, 2000

Whitham, Curtis & Whitham  
Reston International Center  
11800 Sunrise Valley Drive, Suite 900  
Reston, VA 20191  
(703)391-2510

cc:

LAW OFFICES  
WHITHAM, CURTIS & WHITHAM, PLC  
INTELLECTUAL PROPERTY LAW  
11800 SUNRISE VALLEY DRIVE, SUITE 900  
RESTON, VIRGINIA 20191

APPLICATION  
FOR  
UNITED STATES  
LETTERS PATENT

Applicants: Tetsuya Minakami  
For: EDGE CORRECTION APPARATUS FOR  
DIGITAL VIDEO CAMERA  
Docket No.: SON-469US

00/000" 00000000

## EDGE CORRECTION APPARATUS FOR DIGITAL VIDEO CAMERA

### BACKGROUND OF THE INVENTION

#### FIELD OF THE INVENTION:

5       The present invention relates to an edge correction apparatus for a digital video camera and, more particularly, to an edge correction apparatus for a digital video camera that can sharpen an image without degrading the image quality.

#### 10   DESCRIPTION OF THE PRIOR ART:

Edge correction apparatuses for conventional digital camera systems are disclosed in, e.g., Japanese Unexamined Patent Publication No. 6-14190, Japanese Unexamined Utility Model Publication No. 9-261, and "Digital Signal  
15   Processing for Single-CCD Video Camera", ITE Technical Report, Vol. 15, No. 7. Fig. 1 is a block diagram showing the arrangement of a part related to edge correction of a conventional CCD digital video camera having a general primary color Bayer layout color filter as shown in Fig. 2.  
20   Respective squares in Fig. 2 represent pixels, and letters "R", "G", and "B" mean the colors of color filters on corresponding pixels. Note that R means a red filter; G, a green filter; and B, a blue filter. Figures in some pixels are used to identify the positions of respective  
25   pixels for the following description.

In Fig. 1, an image projected on an image sensing element 101 via a lens is photoelectrically converted into a signal current within the image sensing element. The signal current is converted from an analog signal into a digital signal via an A/D converter 102, and undergoes various processes in order to obtain a normal natural image. First, the digital signal is subjected to processing of making the black level of an image uniform by an OB clamping processor 103, and then separated into R, G, and B color signals by a color separation processor 104. This color separation processing will be described. In color separation processing, arithmetic processing using convolution filters as represented by the following equations (1) to (5) is done for pixel positions on arbitrary 3 columns x 3 rows. The arithmetic operations are switched in accordance with which of R, G, and B pixel positions corresponds to a target pixel.

$$a = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix} \quad \dots(1)$$

$$b = \frac{1}{2} \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \quad \dots(2)$$

$$c = \frac{1}{2} \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} \quad \dots(3)$$

... (4)

... (5)

5 yield:

R output: arithmetic result of equation (1)

G output: arithmetic result of equation (5)

B output: arithmetic result of equation (4)

When the color is G on a GR line,

```
10      R output: arithmetic result of equation (3)
```

G output: arithmetic result of equation (1)

B output: arithmetic result of equation (2)

When the color is G on a GB line,

R output: arithmetic result of equation (2)

```
15      G output: arithmetic result of equation (1)
```

B output: arithmetic result of equation (3)

When the color is B,

R output: arithmetic result of equation (4)

G output: arithmetic result of equation (5)

```
20      B output: arithmetic result of equation (1)
```

In color separation processing, an arbitrary pixel on the screen is arithmetically processed with pixels on

immediately preceding and subsequent lines. For this purpose, two delay lines 115 and 116 are generally required to delay a pixel signal by one horizontal period. Recently, these delay lines 115 and 116 are generally  
5 formed from FIFO (First-In First-Out) memories. After color separation processing, color correction processing (matrix processing) is executed by a color correction processor 105 in order to make the spectral characteristics of an image signal mainly determined by a  
10 color filter attached to the image sensing element 101 match NTSC standard spectral characteristics. Further, various processes are performed: white balance processing by a white balance processor 106; gamma processing by a gamma processor 107 for making the characteristics of an  
15 image signal match the display characteristics of a cathode-ray tube for displaying an image; and clipping processing by a white/black clipping processor 108 for cutting the upper and lower limits of an image signal at predetermined values. As a result, a video signal is  
20 formed.

Reference numeral 121 denotes an edge correction processing means. The function of this edge correction processing means 121 will be described in detail below. Processing by the edge correction processing means 121 is  
25 necessary to emphasize the sharpness of an output image



and compensate for response degradation of the optical system and image sensing device. The horizontal and vertical edge signals of an image are extracted, and multiplied by constants, respectively. The products are  
5 added to the original signal to emphasize the edge component of the image, thereby increasing the sharpness.

To downsize the circuit and simplify processing, an edge signal is generated by an out-of-green method using only a green signal approximately regarded as a luminance  
10 signal and green signals obtained by delaying the luminance signal by one horizontal line and two horizontal lines. For the same reason, processing by the edge correction processing means 121 is divided into horizontal edge correction processing of emphasizing and correcting  
15 the horizontal edge component of an image and vertical edge correction processing of emphasizing and correcting the vertical edge component. In Fig. 1, input signals to the edge correction processing means 121 are a green signal G0 output from the color separation processor 104,  
20 and green signals G1 and G2 obtained by delaying the green signal G0 by one horizontal line and two horizontal lines, respectively. An output signal from the edge correction processing means 121 is obtained as an edge correction output d, which is added by adders 122, 123, and 124 with  
25 main processing signals having undergone white balance

processing.

The respective functional blocks of the edge correction processing means 121 in Fig. 1 will be explained. In the edge correction processing means 121, a horizontal edge signal generator 109 performs horizontal edge processing, and a vertical edge signal generator 111 performs vertical edge processing. Horizontal and vertical edge signal gain controllers 110 and 112 control the gains of outputs from the generators 109 and 111. An adder 117 adds the gain-adjusted edge signal outputs, a gain controller 113 controls the gain of the whole edge signal, and a slice processor 114 executes slice processing for the control signal. In slice processing, a generated edge signal is cut at a predetermined level or less because a small-amplitude portion is mainly occupied by a noise component to decrease the S/N ratio.

The operations of the horizontal and vertical edge signal generators 109 and 111 as the most important processing items of edge correction processing will be explained in detail. A horizontal edge signal is generally generated by arithmetic processing between horizontally adjacent pixel components on a screen using the color-separated green signal G1. This is shown in Fig. 3. In Fig. 3, reference numerals 21 and 22 denote flip-flops (FF) for holding a pixel signal during one

5 the flip-flop 21.

2, and -1, respectively. After outputs C1, C2, and C3 from the multipliers 23, 24, and 25 are added by an adder 26, the sum is output as a horizontal edge signal a via a 1/2-level shift circuit 27. This arithmetic processing is given by the following equation. Letting G02 be a signal delayed by one pixel from the signal G01 of a given pixel on the screen, and G03 be a signal delayed by two pixels, a horizontal edge signal Gh\_dtl is given by

$$Gh_{dt1} = 1/2(-G01 + 2 \times G02 - G03) \quad \dots(6)$$

20 generated by arithmetic processing between vertically adjacent pixel components in the frame using the green signals G1 and G2 obtained by delaying the green signal G0 by one horizontal period and two horizontal periods, respectively. This is shown in Fig. 4. In general, the  
25 green signals G1 and G2 are simultaneously generated by

the color separation processor 104. In practice, the green signals G1 and G2 are extracted as two green signal outputs G0+G2 and G1, which are generally used for vertical edge processing. Note that Fig. 1 separately  
5 shows the green signals G0, G1, and G2.

When the color of a pixel processed at given time during color signal processing is R or B, the color separation processor 104 outputs these green signals G0, G1, and G2 as

10 G0+G2: arithmetic result of equation (2)

G1: arithmetic result of equation (3)

When the color is G,

G0+G2: arithmetic result of equation (4)

G1: arithmetic result of equation (1)

15 Using these green signals G0, G1, and G2, the following arithmetic processing between pixel signals is executed. The green signals G0, G1, and G2 are respectively input to multipliers 31, 32, and 33, and multiplied by coefficients of -1, 2, and -1. After outputs C4, C5, and C6 from the  
20 multipliers 31, 32, and 33 are added by an adder 34, the sum is obtained as a vertical edge signal b via a 1/2-level shift circuit 35. This arithmetic processing is given by the following equation. Letting G05 be a signal delayed by one horizontal period from the signal G04 of a  
25 target pixel, and G06 be a signal delayed by two

002090" E5E8560

horizontal periods, a vertical edge signal Gv\_dtl1 is given by

$$Gv\_dtl1 = 1/2(-G04 + 2 \times G05 - G06) \quad \dots(7)$$

After that, the gains of the horizontal and vertical edge signals are properly changed and added to attain a final edge signal. Note that each arithmetic processing may be done not only between three adjacent pixels, but also between five or seven adjacent pixels to form an edge signal.

Letting G(n) be the output value of a green signal at a pixel position n in a CCD digital video camera system having a primary color Bayer layout color filter as shown in Fig. 2, a vertical edge signal Dtlv(5) at pixel position 5 in Fig. 2 corresponding to a green color filter is given from the above description and equations (1) to (7):

$$\begin{aligned} Dtlv(5) &= G(5) - 1/2(G(2) + G(8)) \\ &= G(5) - 1/2(1/2(G(1)+G(3))+1/2(G(7)+G(9))) \\ &= G(5) - 1/4(G(1) + G(3) + G(7) + G(9)) \dots(8) \end{aligned}$$

This equation similarly applies to pixel positions 1, 3, 7, 9, and 11 as pixel positions corresponding to other green color filters except that the relative positions of corresponding pixels in equation (8) shift.

A vertical edge signal Dtlv(8) at pixel position 8 in Fig. 2 corresponding to a red color filter is given from

the above description and equations (1) to (7):

$$\begin{aligned} \text{Dtlv}(8) &= G(8) - 1/2(G(5) + G(11)) \\ &= 1/4(G(5)+G(7)+G(9)+G(11))-1/2(G(5)+ G(11)) \\ &= 1/4((G(7) + G(9)) - (G(5) + G(11))) \quad \dots(9) \end{aligned}$$

5 This equation similarly applies to pixel position 2 as a pixel position corresponding to another red color filter except that the relative position of a corresponding pixel in equation (9) shifts. Equation (8) similarly applies to pixel positions 4, 6, 10, and 12 as pixel positions  
10 corresponding to other blue color filters except that the relative positions of corresponding pixels in equation (8) shift.

Fig. 5 is a view showing an example of a CCD direct output value before color separation processing when the color filter is attached to a CCD having a primary color  
15 Bayer layout. Respective squares in Fig. 5 represent pixels as in Fig. 2, and figures in these squares indicate the output values of respective pixels. In this case, the output value range is 8 bits, which are represented by an integer of 0 to 255. In Fig. 5, pixel outputs on the left  
20 side with respect to a certain vertical boundary have a minimum value of 0, and pixel outputs on the right side have a maximum value of 255. Fig. 6 is a view showing an output value when a vertical edge signal is generated from signals having values shown in Fig. 5 by processing given  
25

by equations (8) and (9). At this time, the vertical edge signal takes a positive/negative value. For an 8-bit input signal, the signal range is 9 bits, which are represented by an integer of -256 to 255.

5       The edge correction apparatus for the conventional CCD digital video camera operates in combination with the color separation processor 104. When the output difference between pixels is 0 in the vertical direction, but the difference in output value between horizontally  
10 adjacent pixels is large, as shown in Figs. 5 and 6, an edge signal which should not exist vertically is generated by processing given by equations (8) and (9) though the output values of respective pixels in Fig. 6 are ideally 0. This problem arises in another situation, in addition to  
15 the case in which the output difference between pixels is very large, as shown in Fig. 5. However, this problem does not occur for a television signal whose three primary colors match with each other.

#### SUMMARY OF THE INVENTION

20       The present invention has been made to overcome the conventional drawbacks, and has as its object to provide an edge correction apparatus for a digital video camera that can suppress an unwanted vertical edge correction signal generated when the output difference between pixels  
25 is small in the vertical direction but the output

difference between horizontally adjacent pixels is large, and thus can sharpen an image without degrading the image quality.

To achieve the above object, according to the main aspect of the present invention, there is provided an edge correction apparatus for a digital video camera, comprising a horizontal edge signal generator and a vertical edge signal generator for respectively generating horizontal and vertical edge correction signals in horizontal and vertical directions of a sensed image obtained via an image sensing element of a digital video camera, a horizontal edge signal gain controller and a vertical edge signal gain controller for controlling gains of the horizontal and vertical edge correction signals respectively from the horizontal edge signal generator and the vertical edge signal generator, an adder for adding the horizontal and vertical edge correction signals whose gains are controlled by the horizontal edge signal gain controller and the vertical edge signal gain controller, a slice processor for adding, to an image processing signal of the digital video camera, an edge correction signal obtained by performing slice processing for an edge signal output from the adder, and a vertical edge component suppression position detector for causing the vertical edge signal gain controller to execute gain control of the



vertical edge correction signal in accordance with a horizontal difference signal output from the horizontal edge signal generator.

The horizontal difference signal in the main aspect  
5 includes the following signals:

(a) a signal corresponding to the luminance difference between horizontally adjacent pixels that is output from the horizontal edge signal generator;

(b) a signal corresponding to the output difference  
10 in green signal between horizontally adjacent pixels that is output from the horizontal edge signal generator;

(c) a signal corresponding to the luminance difference between horizontally adjacent pixels that is output from the horizontal edge signal generator and the  
15 difference between digital video camera CCD output signals vertically adjacent at the same pixel position; and

(d) a signal corresponding to the output difference in green signal between horizontally adjacent pixels that is output from the horizontal edge signal generator and  
20 the difference between digital video camera CCD output signals vertically adjacent at the same pixel position

Gain control of the vertical edge correction signal by the vertical edge signal gain controller in the main aspect is executed under the following conditions:

25 (A) the amplitude of the horizontal difference signal

002090" E5E3B50

(B) the luminance difference between horizontally adjacent pixels is not less than a set threshold;

(C) the output difference in green signal between horizontally adjacent pixels is not less than a set threshold;

(D) the luminance difference between horizontally adjacent pixels is not less than a set threshold, and the outputs of vertically adjacent digital video camera CCD output signals are not more than the set threshold; and

(E) the output difference in green signal between horizontally adjacent pixels is not less than a set threshold, and the difference between vertically adjacent digital video camera CCD output signals is not more than the set threshold.

As is apparent from these aspects, the present invention adopts the vertical edge component suppression position detector, and executes gain control of the vertical edge correction signal by the vertical edge signal gain controller in accordance with the horizontal difference signal output from the horizontal edge signal generator. The present invention can implement an edge correction circuit which can suppress an unwanted vertical edge correction signal generated when the output difference between pixels is small in the vertical

direction but the output difference between horizontally adjacent pixels is large, and as a result, does not degrade the image quality.

The above and many other objects, features and  
5 advantages of the present invention will become manifest to those skilled in the art upon making reference to the following detailed description and accompanying drawings in which preferred embodiments incorporating the principle of the present invention are shown by way of illustrative  
10 examples.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing an arrangement of a part related to edge correction of a conventional CCD digital video camera;

15 Fig. 2 is a view showing the color layout of a primary color Bayer layout color filter in the digital video camera shown in Fig. 1;

Fig. 3 is a block diagram showing the arrangement of a horizontal edge signal generator shown in Fig. 1;

20 Fig. 4 is a block diagram showing the arrangement of a vertical edge signal generator shown in Fig. 1;

Fig. 5 is an output distribution view showing the CCD direct output value of an image sensing element shown in Fig. 1;

25 Fig. 6 is an output distribution view showing a

vertical edge correction output value obtained by  
correcting the CCD direct output value shown in Fig. 5;

Fig. 7 is a block diagram showing an arrangement of a part related to edge correction of a CCD digital video camera according to the first embodiment of the present invention;

Fig. 8 is a waveform chart showing input and output signals to and from a horizontal edge signal generator shown in Fig. 7:

10        Figs. 9 and 10 are graphs each showing a vertical  
edge signal gain control signal with respect to a  
horizontal difference signal shown in Fig. 7;

Figs. 11 and 12 are graphs each showing the relationship between the input and output of a vertical edge signal gain controller shown in Fig. 7;

Fig. 13 is a waveform chart showing output signals from the horizontal edge signal generator, vertical edge signal generator, and vertical edge signal gain controller shown in Fig. 7;

Fig. 14 is a block diagram showing an arrangement of a part related to edge correction of a CCD digital video camera according to the second embodiment of the present invention;

Fig. 15 is a waveform chart showing input and output  
25 signals to and from a horizontal edge signal generator

shown in Fig. 14;

Figs. 16 and 17 are graphs each showing a vertical edge signal gain control signal with respect to a horizontal difference signal shown in Fig. 14;

5 Figs. 18 and 19 are graphs each showing the relationship between the input and output of a vertical edge signal gain controller shown in Fig. 14; and

Fig. 20 is a waveform chart showing output signals from the horizontal edge signal generator, vertical edge  
10 signal generator, and vertical edge signal gain controller shown in Fig. 14.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Several preferred embodiments of the present invention will be described in detail below with reference  
15 to the accompanying drawings.

Fig. 7 is a block diagram showing an edge correction apparatus for a digital video camera according to the first embodiment of the present invention. The edge correction apparatus shown in Fig. 1 is different from the  
20 conventional apparatus shown in Fig. 1 in that an edge correction processing means 121 comprises a vertical edge component suppression position detector 141. In this digital video camera, as described in "DESCRIPTION OF THE PRIOR ART", an analog video signal output from an image  
25 sensing element 101 is converted into a digital signal by

an A/D converter 102, subjected to OB clamping processing,  
and separated into red, blue, and green signals by a color  
separation processor 104. Since arithmetic processes  
given by equations (1) to (5) are required, color  
5 separation processing is done using an image signal having  
undergone OB clamping processing and image signals  
obtained by delaying this image signal by one horizontal  
line and two horizontal lines by 1H delay lines 115 and  
116. This is a color separation method generally called  
10 3-line processing. For green, green signals G1 and G2 are  
generated which are respectively delayed by one horizontal  
line and two horizontal lines so as to be used for  
vertical edge correction processing by a vertical edge  
signal generator 111. This generation method is the same  
15 as the conventional method.

In the edge correction processing means 121, a  
horizontal edge signal generator 109 generates a  
horizontal edge correction signal 149, and a horizontal  
difference signal 148 representing the difference in  
20 luminance or green signal between two adjacent pixels.  
Fig. 8 shows waveforms G1a and G1b of the signal G1 input  
to the horizontal edge signal generator 109, and waveforms  
n1 and n2 of the horizontal difference signal 148 output  
from the horizontal edge signal generator 109. When the  
25 waveform of an input green signal abruptly changes, like

002090 050350

the waveform G1a in Fig. 8, the horizontal difference  
signal 148 has a waveform with a peak, like the waveform  
n1. When the waveform of an input green signal is flat,  
like the waveform G1b in Fig. 8, the horizontal difference  
5 signal 148 also has a flat waveform, like the waveform n2.  
In Fig. 8, an output value given to each waveform is  
merely an example, and the output value can take various  
values with the same waveform.

If the amplitude of the waveform n1 of the horizontal  
10 difference signal 148 exceeds a certain threshold  $e$ , as  
shown in Fig. 8, the vertical edge component (VDTL)  
suppression position detector 141 generates a vertical  
edge signal gain control signal 142, and outputs it to a  
vertical edge signal gain controller 112. Since an  
15 unwanted vertical edge signal is generated at a position  
corresponding to the same pixel, as described in  
"DESCRIPTION OF THE PRIOR ART", this signal is suppressed  
by the vertical edge signal gain controller 112 to some  
degree so as not to be recognized as noise on the screen.  
20 The suppression degree depends on the amplitude (DS) of  
the horizontal difference signal 148. As the amplitude  
exceeds the threshold  $e$  much more, the unwanted signal is  
suppressed more strongly.

An example of this relationship is given by the  
25 following equations. Letting  $n1$  be the horizontal

difference signal 148, and K1 be a coefficient used in the vertical edge component suppression position detector 141, C1 which is a vertical edge signal gain control signal 142 is generated at the suppression position of a vertical edge signal, and given as follows:

If  $DS > e$ ,

$$C1 = K1 \cdot (n1 - e) \quad \dots(10)$$

If  $DS \leq e$ ,

$$C1 = 0 \quad \dots(11)$$

A graph representing this relationship is shown in Fig. 9. In this case, the coefficient K1 is a constant value determined under limitations on the signal bit width of the circuit, and equations (10) and (11) exhibit linear relations. Alternatively, as shown in the graph of Fig. 10, the coefficient K1 may change depending on the magnitude of a generated unwanted vertical edge signal, and may provide a curved relationship. The threshold e can be arbitrarily set.

Letting Vdt1 be an output 150 from the vertical edge signal generator 111, Vgout be an output 152 from the vertical edge signal gain controller 112, and Ks be a coefficient used in the vertical edge signal gain controller 112, Vgout is given by

$$Vgout = Vdt1(1 - Ks \cdot K1 \cdot (n1 - e)) \quad \dots(12)$$

Fig. 11 shows the relationship between Vdt1 and Vgout when



the coefficient  $K_s$  is constant, and  $n1$  serving as the horizontal difference signal 148 is also constant. As described above, the horizontal difference signal  $n1$  originally changes depending on the difference in output value between horizontally adjacent pixels. This coefficient  $K_s$  is determined under limitations on the signal bit width of the circuit. Alternatively, as shown in the graph of Fig. 12, the coefficient  $K_s$  may change depending on the magnitude of a generated unwanted vertical edge signal, and may provide a curved relationship.

This processing suppresses a vertical edge signal, as represented in Fig. 13 by the relationship between  $Vdt1$  serving as the output 150 from the vertical edge signal generator 111,  $n1$  serving as the horizontal difference signal 148, and  $Vgout$  serving as the output 152 from the vertical edge signal gain controller 112. In Fig. 13, an output value given to each waveform is merely an example, and the output value can take various values with the same waveform.

After vertical edge signal suppression processing, the processed vertical edge signal 152 and a horizontal edge signal 151 whose gain is adjusted by the horizontal edge signal gain controller 110 are added by an adder 117. Then, the whole edge correction signal is output as an

edge correction output d via a gain controller 113 and  
slice processor 114. Note that the horizontal difference  
signal 148 of a green signal used in the first embodiment  
may be used as the horizontal difference signal of a  
5 luminance signal.

Fig. 14 is a block diagram showing the second  
embodiment of the present invention. The second  
embodiment is different from the embodiment in Fig. 7 in  
that the vertical edge component suppression position  
10 detector 141 is replaced with another vertical edge  
component suppression position detector 143 having a  
different function. In the second embodiment, a  
horizontal edge signal generator 109 in an edge correction  
processing means 121 generates a horizontal edge  
15 correction signal 149 and a horizontal difference signal  
148 of a green signal. Fig. 15 shows waveforms G1a and  
G1b of a signal G1 input to the horizontal edge signal  
generator 109 and waveforms m1 and m2 of the horizontal  
difference signal 148 output from the horizontal edge  
20 signal generator 109. When the waveform of an input green  
signal abruptly changes, like the waveform G1a in Fig. 15,  
the horizontal difference signal 148 has a waveform with a  
peak, like the waveform m1. When the waveform of an input  
green signal is flat, like the waveform G1b in Fig. 8, the  
25 horizontal difference signal 148 also has a flat waveform,

like the waveform m2. In Fig. 15, an output value given to each waveform is merely an example, and the output value can take various values with the same waveform.

If the amplitude exceeds a certain threshold  $f$ , like  
5 the waveform m1 in Fig. 15, and the difference between three vertically adjacent CCD output signals 145, 146, and 147 having undergone OB clamping processing is equal to or smaller than a given threshold, i.e., the vertical luminance difference and vertical edge component value are  
10 small around a target pixel, the vertical edge component suppression position detector 143 generates a vertical edge signal gain control signal 144, and outputs it to a vertical edge signal gain controller 112. Note that the horizontal difference signal 148 may be a signal  
15 corresponding to the luminance difference between horizontally adjacent pixels that is output from the horizontal edge signal generator 109 and the difference between digital video camera CCD output signals vertically adjacent at the same pixel position, or a signal  
20 corresponding to the output difference in green signal between horizontally adjacent pixels that is output from the horizontal edge signal generator 109 and the difference between digital video camera CCD output signals vertically adjacent at the same pixel position.

25 Since an unwanted vertical edge signal is generated

at a position corresponding to the same pixel, as described in Figs. 11 and 12 and "DESCRIPTION OF THE PRIOR ART", this signal is suppressed by the vertical edge signal gain controller 112 to some degree so as not to be  
5 recognized as noise on the screen. The suppression degree depends on the amplitude DS of the horizontal difference signal 148. As the amplitude exceeds the threshold f much more, the unwanted signal is suppressed more strongly. An example of this relationship is given by an equation.  
10 Letting m1 be the horizontal difference signal 148, and K1 be a coefficient used in the vertical edge component suppression position detector 143, C1 serving as the vertical edge signal gain control signal 144 is generated at the suppression position of a vertical edge signal, and  
15 given as follows:  
If  $DS > f$ , and the output values of the three CCD output signals 145, 146, and 147 are equal to or smaller than a given threshold,  
$$C1 = K1 \cdot (m1 - f) \quad \dots(13)$$
  
20 If  $DS \leq f$ , and the output values of the three CCD output signals 145, 146, and 147 are larger than a given threshold,  
$$C1 = 0 \quad \dots(14)$$
  
A graph representing this relationship is shown in  
25 Fig. 16, which is the same as Fig. 9 in the first

embodiment except that the condition in equation (14) is added in the second embodiment. In this case, the coefficient K1 is a constant value determined under limitations on the signal bit width of the circuit, and equation (14) exhibits a linear relation. Alternatively, as shown in the graph of Fig. 17, the coefficient K1 may change depending on the magnitude of a generated unwanted vertical edge signal, and may provide a curved relationship. The threshold f can be arbitrarily set.

Letting Vdt1 be an output 150 from the vertical edge signal generator 111, Vgout be an output 152 from the vertical edge signal gain controller 112, and Ks be a coefficient used in the vertical edge signal gain controller 112, Vgout is given by

$$Vgout = Vdt1(1 - Ks \cdot K1 \cdot (m1 - f)) \quad \dots(15)$$

Fig. 18 shows the relationship between Vdt1 and Vgout when the coefficient Ks is constant, and m1 serving as the horizontal difference signal 148 is also constant. As described above, the horizontal difference signal m1 originally changes depending on the difference in output value between horizontally adjacent pixels. This coefficient Ks is determined under limitations on the signal bit width of the circuit. Alternatively, as shown in the graph of Fig. 19, the coefficient Ks may change depending on the magnitude of a generated unwanted

vertical edge signal, and may provide a curved relationship.

This processing suppresses a vertical edge signal, as represented in Fig. 20 by the relationship between Vd1  
5 serving as the output 150 from the vertical edge signal generator 111, m1 serving as the horizontal difference signal 148, and Vgout serving as the output 152 from the vertical edge signal gain controller 112. In Fig. 20, an output value given to each waveform is merely an example,  
10 and the output value can take various values with the same waveform.

In the second embodiment, the mechanism of suppressing a vertical edge signal is the same as the method in the first embodiment. In addition, the second  
15 embodiment checks three vertically adjacent CCD output signal values, and detects the suppression position of a vertical edge component on conditions under which their difference and the vertical edge component are considered to be small. Hence, the second embodiment can realize  
20 finer processing, more effectively suppress an unwanted edge correction signal, and obtain a higher-quality output image.

After vertical edge signal suppression processing, the processed vertical edge signal 152 and a horizontal  
25 edge signal 151 whose gain is adjusted by the horizontal

edge signal gain controller 110 are added by an adder 117. Then, the whole edge correction signal is output as an edge correction (processed signal) output d via a gain controller 113 and slice processor 114. Note that the horizontal difference signal 148 of a green signal used in this embodiment may be used as the horizontal difference signal of a luminance signal.

**WHAT IS CLAIMED IS:**

1. An edge correction apparatus for a digital video camera, comprising:

5 a horizontal edge signal generator and a vertical edge signal generator for respectively generating horizontal and vertical edge correction signals in horizontal and vertical directions of a sensed image obtained via an image sensing element of a digital video camera;

10 a horizontal edge signal gain controller and a vertical edge signal gain controller for controlling gains of the horizontal and vertical edge correction signals respectively from said horizontal edge signal generator and said vertical edge signal generator;

15 an adder for adding the horizontal and vertical edge correction signals whose gains are controlled by said horizontal edge signal gain controller and said vertical edge signal gain controller;

20 a slice processor for adding, to an image processing signal of the digital video camera, an edge correction signal obtained by performing slice processing for an edge signal output from said adder; and

a vertical edge component suppression position detector for causing said vertical edge signal gain controller to execute gain control of the vertical edge

25

0050033.060700



correction signal in accordance with a horizontal difference signal output from said horizontal edge signal generator.

2. An apparatus according to claim 1, wherein the  
5 horizontal difference signal is a signal corresponding to a luminance difference between horizontally adjacent pixels that is output from said horizontal edge signal generator.

3. An apparatus according to claim 1, wherein the  
10 horizontal difference signal is a signal corresponding to an output difference in green signal between horizontally adjacent pixels that is output from said horizontal edge signal generator.

4. An apparatus according to claim 1, wherein the  
15 horizontal difference signal is a signal corresponding to a luminance difference between horizontally adjacent pixels that is output from said horizontal edge signal generator and a difference between digital video camera CCD output signals vertically adjacent at the same pixel  
20 position.

5. An apparatus according to claim 1, wherein the  
horizontal difference signal is a signal corresponding to an output difference in green signal between horizontally adjacent pixels that is output from said horizontal edge  
25 signal generator and a difference between digital video

camera CCD output signals vertically adjacent at the same pixel position.

6. An apparatus according to claim 1, wherein gain control of the vertical edge correction signal by said  
5 vertical edge signal gain controller is executed when an amplitude of the horizontal difference signal exceeds a set threshold.

7. An apparatus according to claim 2, wherein gain control of the vertical edge correction signal by said  
10 vertical edge signal gain controller is executed when the luminance difference between horizontally adjacent pixels is not less than a set threshold.

8. An apparatus according to claim 3, wherein gain control of the vertical edge correction signal by said  
15 vertical edge signal gain controller is executed when the output difference in green signal between horizontally adjacent pixels is not less than a set threshold.

9. An apparatus according to claim 4, wherein gain control of the vertical edge correction signal by said  
20 vertical edge signal gain controller is executed when the luminance difference between horizontally adjacent pixels is not less than a set threshold, and outputs of vertically adjacent digital video camera CCD output signals are not more than the set threshold.

25 10. An apparatus according to claim 5, wherein gain

002030" 2582550

control of the vertical edge correction signal by said  
vertical edge signal gain controller is executed when the  
output difference in green signal between horizontally  
adjacent pixels is not less than a set threshold, and the  
5 difference between vertically adjacent digital video  
camera CCD output signals is not more than the set  
threshold.

002020" E5E3E5E0

# ABSTRACT OF THE DISCLOSURE

An edge correction apparatus for a digital video camera includes horizontal and vertical edge signal generators, horizontal and vertical edge signal gain controllers, an adder, a slice processor, and a vertical edge component suppression position detector. The horizontal and vertical edge signal generators respectively generate horizontal and vertical edge correction signals in the horizontal and vertical directions of a sensed image obtained via the image sensing element of a digital video camera. The horizontal and vertical edge signal gain controllers control the gains of the horizontal and vertical edge correction signals. The adder adds the horizontal and vertical edge correction signals whose gains are controlled. The slice processor adds, to the image processing signal of the digital video camera, an edge correction signal obtained by performing slice processing for an edge signal output from the adder. The vertical edge component suppression position detector causes the vertical edge signal gain controller to execute gain control of the vertical edge correction signal in accordance with a horizontal difference signal output from the horizontal edge signal generator.

FIG.1 PRIOR ART




FIG.2  
PRIOR ART






FIG.3  
PRIOR ART



3/12  
**FIG.4**  
**PRIOR ART**



**FIG.5**  
**PRIOR ART**

0 G	0 B	0 G	255 B	255 G
0 R	0 G	0 R	255 G	255 R
0 G	0 B	0 G	255 B	255 G
0 R	0 G	0 R	255 G	255 R
0 G	0 B	0 G	255 B	255 G

# FIG.6 PRIOR ART

0 G	0 B	-128 G	-128 B	0 G
0 R	0 G	64 R	64 G	0 R
0 G	0 B	-128 G	-128 B	0 G
0 R	0 G	64 R	64 G	0 R
0 G	0 B	-128 G	-128 B	0 G

002090" 6666660



FIG. 7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12





FIG.13



004030 6588560



FIG.15




FIG.16




FIG.17




FIG.18




FIG.19





FIG.20





Application for United States Patent

## DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

the specification of which: EDGE CORRECTION APPARATUS FOR DIGITAL VIDEO CAMERA

(check one)

☒ is attached hereto

☐ was filed on \_\_\_\_\_, as  
Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_.  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56\*

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

			priority claimed
161700/1999	Japan	8/6/1999	X
(Number)	(Country)	(Day/Month/Year Filed)	yes no
(Number)	(Country)	(Day/Month/Year Filed)	yes no
(Number)	(Country)	(Day/Month/Year Filed)	yes no

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)

(Filing Date)


(Status: patented, pending, abandoned)

Power of Attorney: As a named inventor, I hereby appoint C. Lamont Whitham, Reg. No. 22,424, Marshall M. Curtis, Reg. No. 33,138, and Michael E. Whitham, Reg. No. 32,635, as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to Whitham, Curtis & Whitham, Reston International Center, 11800 Sunrise Valley Dr., Suite 900, Reston, Virginia 20191. Telephone calls should be directed to Whitham, Curtis & Whitham at (703) 391-2510.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

00/090" 00000000

Full Name of Sole or First Inventor Tetsuya MINAKAMI

Inventor's Signature Tetsuya Minakami  Date May 29, 2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Full Name of Second Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Third Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Fourth Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Fifth Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

\*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.